



Regenerative comparator in figure 7.3




```
.tran 0 10m 0 1u
.lib opamp.sub
```

Regenerative comparator with the ECL logic gate



Regenerative comparator with TTL logic gates



```
.model MTTL NMOS(VTO=2 KP=50m LAMBDA=0.01)
```